Influence of Interfacial Compliance on Thermomechanical Stresses in Multilayered Microelectronic Packaging

Cemal Basaran and Yujun Wen

Abstract—Many analytical procedures are proposed for thermomechanical analysis of layered structures, mostly based on the perfectly bonded interfacial conditions. However, in the microelectronics industry, there is a strong desire to design packages with flexible interfaces to decrease interfacial stresses and interfacial delamination. In this paper, an analytical model based on flexible interfacial compliances is presented for multilayered microelectronic structures where loading can be a thermal gradient across the layers rather than uniform temperature. Interfacial stresses and the normal stresses in the layers can be calculated very efficiently and quickly compared to time-consuming finite-element analysis and following asymptotic analysis. The influence of interfacial compliance on thermomechanical stresses is investigated for different cases.

Index Terms—Adhesive, delamination, electronic packaging, laminated substrate.

I. INTRODUCTION

MATERIALS with different coefficients of thermal expansion (CTE) and stiffness are bonded together to form laminated stacks in microelectronic packaging. Thermal stresses, usually causing interfacial delamination and crack in silicon die, result from the CTE mismatch of the adhesively joined materials. Predicting the thermal stresses in multilayered microelectronic packaging is always a challenging task. This problem is particularly severe during manufacturing stage of semiconductor devices.

Many researchers studied the failure mechanisms in multilayered structures. Timoshenko [5] is the first one to study the interlaminar stresses in layered structures. An extensive survey on the subject is presented in the earlier papers by the authors. The biggest drawback of most of the proposed analytical methods is that that they were not verified in the laboratory, especially for small-scale structures like microelectronics. Another drawback of the analytical solutions is that they assume a uniform temperature change (isothermal condition) across the structure. In most microelectronics, there is a gradient of temperature across the package, not a homogeneous field. Moreover, most of the models proposed in the literature assume rigid interfaces and isotropic material properties. Wen and Basaran [7], [8] developed an analytical model for multilayered microelectronic structures based on the refined plate theory with the assumption of perfectly bounded interfaces and homogeneous thermal field. This model considers each layer as a beam-type plate with orthotropic material properties. Wen and Basaran analytical solution was verified in the laboratory by using high-sensitivity moiré interferometry. In this paper, the interfacial compliances and temperature gradient are introduced into the model and the influence of interfacial compliances on the thermomechanical stresses is investigated for different cases.

II. FORMULATION OF THE ANALYTICAL MODEL

Consider N-layer laminated plate with compliant interfaces as shown in Fig. 1.

Assuming there are no body forces and couple stresses acting on the system, for a beam-type plate force and moment equilibrium equations for a kth layer can be given by

\[ N_{22}^k + n_2^k = 0 \quad (1) \]

\[ M_{22}^k + c_k n_2^k - q_2^k = 0 \quad (2) \]

\[ Q_{22}^k + d_2^k = 0 \quad (3) \]
where $N$ indicates axial force, $M$ indicates moment, and $Q$ indicates shear force per unit width. The comma identifies differentiation w.r.t. the axis number after the comma. The superscript $k$ identifies layer number. The difference in interfacial stresses between layers $k$ and $(k-1)$ yield the stress imposed on each layer, which can be given by

$$n_k^i = \sigma_{2k}^i (x_2, c_k) - \sigma_{2k}^i (x_2, -c_k)$$
$$n_k^j = \sigma_{2k}^j (x_2, c_k) + \sigma_{2k}^j (x_2, -c_k)$$
$$q_k^i = \sigma_{3k}^i (x_2, c_k) - \sigma_{3k}^i (x_2, -c_k).$$

For a beam-type plate all, derivatives with respect to $X_1$ are zero. The thickness of the $k$th ply is $2c_k$. The superscript $k$, which identifies the generic ply, will be dropped in the subsequent part for convenience.

During manufacturing, most microelectronic components are exposed to a thermal gradient rather than a homogeneous condition. Considering the thermal gradient across the laminated assembly to be $\Delta T = a z + b$, the constitutive relations can be derived as follows:

$$N_i = -C_{ij} \alpha x_j + C_{i2} U_{22}$$
$$n_i = \frac{K_{ni} a_n x_j + K_{ni} n_{2j} x_j}{i, j = 1, 2}$$
$$M_i = -C_{ij} \alpha x_j + C_{i2} W_{22} + K_{ni} m_{22}$$
$$\Phi_2 + W_2 = \frac{c^2}{2T} S_{44} (Q_2 - \frac{1}{3} c m_{22})$$

$$K_{mi} = (3C_{i2} S_{3j} C_{i2}/C_{22} - 2C_{i2} S_{44} + 2C_{i4})/20,$$
$$K_{qi} = (3C_{i2} S_{3j} C_{i2}/C_{22} - 12C_{i2} S_{44} + 12C_{i4})/20,$$
$$K_{pi} = C_{i4}/2,$$
$$p = \sigma_{zz} (x_2, c) + \sigma_{zz} (x_2, -c),$$
$$h = 2c, \quad I = 2c^3 / 3$$

$$C_{11} = \frac{C_{12} C_{33}}{C_{33}}, \quad C_{12} = C_{12} - \frac{C_{13} C_{33}}{C_{33}},$$
$$C_{21} = C_{21} - \frac{C_{23} C_{32}}{C_{33}}, \quad C_{22} = C_{22} - \frac{C_{23} C_{32}}{C_{33}},$$
$$C_{13} = \frac{C_{12} C_{32}}{C_{33}}, \quad C_{23} = \frac{C_{23} C_{32}}{C_{33}}$$

The solution of the differential equations given by the equilibrium equations and interfacial compatibility conditions (which is discussed extensively in Section III) for the classical plate theory yield the following stress and displacement distribution equations

$$\sigma_i = \frac{1}{h} N_i + \frac{1}{2h} K_{ni} n_{22} (z^2 - c^2/3) + \frac{z}{T} M_i$$
$$+ \frac{1}{6T} K_{ij} (cm_{22} q_j + (z^3 - 3c^2 z^2)/5), \quad i, j = 1, 2$$

$$\sigma_{zz} = \frac{z}{h} n_{22} + \frac{c}{6T} m_{22} (3c^2 z^2 - c^2) - \frac{1}{2T} q_2 (z^2 - c^2)$$

$$- \frac{1}{6T} (cm_{22} q_j + (z^3 - 3c^2 z))$$

$$K_i = \frac{C_{i2} S_{3j} C_{i2}/C_{22} + C_{i2} S_{44} - C_{i4}}{i, j = 1, 2}$$

where

- $\sigma_1$ normal stress in the $x_1$ direction in any layer;
- $\sigma_2$ normal stress in the $x_2$ direction, in any layer;
- $\sigma_{zz}$ shear stress in the $x_2 = z$ plane;
- $\sigma_{zz}$ transverse normal stress in the thickness coordinate $z$ direction, peeling stress

$$w = W + S_{3j} \left( N_j \frac{z}{h} + M_j \frac{z^2}{2T} \right.$$
$$+ S_{3j} K_j \frac{1}{6h} n_{22} (z^3 - c^2 z)$$
$$+ S_{3j} K_j \frac{cm_{22} + q_j}{6T} \left( z^4 / 4 - 3c^2 z^2 / 10 \right)$$
$$+ S_{33} \left( \frac{1}{2} \frac{c^2}{2h} + \frac{c^3}{2h} \right) q_j$$
$$+ S_{33} \frac{1}{6h} n_{22} (z^3 - 3c^2 z)$$
$$+ S_{33} \frac{cm_{22} + q_j}{6T} \left( z^4 / 4 - c^2 z^2 / 2 \right)$$
$$+ \left( \frac{1}{2} \frac{c^2}{2h} + \frac{c^3}{2h} \right) a_z \quad j = 1, 2$$

$$u_2 = U_2 - \frac{z}{h} W_2 - S_{3j} \left( N_j \frac{z^2}{2h} + M_j \frac{z^3}{6T} \right)$$
$$- S_{3j} K_j \left\{ \frac{n_{22} + q_j}{6h} \left( z^4 / 4 - c^2 z^2 / 2 \right) \right. \right.$$
$$+ \frac{cm_{22} + q_j}{6T} \left( z^5 / 20 - c^2 z^3 / 10 \right)$$
$$- S_{33} \left\{ \frac{z^3}{4h} q_j - \frac{cm_{22} + q_j}{6h} \right. \right.$$
where \( w \), \( u_2 \) are the displacement components in the \( z \) and \( x_2 \) coordinate directions, respectively.

III. COEFFICIENTS OF INTERFACIAL COMPLIANCES

The interfacial compliance concept was first put forward by Suhir [1]–[3], and the coefficient of interfacial compliance was given for the longitudinal direction in the beam. However, there was an error in Suhir’s derivation of the coefficient of interfacial compliance for the longitudinal direction. The expansion of function \( \cot \alpha_k h_k \) was inaccurate which led to a compliance coefficient that does not satisfy the differential equations. Afterwards, Suhir [4] reported the transverse interfacial compliance coefficient. Here, we correct Suhir’s error and rederive the interfacial compliance coefficients based on more general case of orthotropic material properties and plate theory, rather than the beam theory used in Suhir’s solution.

A. Transverse Interfacial Compliance Coefficient

Considering an elongated bimaterial plate as shown in Fig. 2, the displacement can be evaluated from Ribiere solution for a long-and-narrow strip Timoshenko and Goodier [6]

\[
\begin{align*}
    w_1(x) &= -(1 - \nu_1^2) \frac{h_1}{E_1} p(x) & (10a) \\
    w_2(x) &= (1 - \nu_2^2) \frac{h_2}{E_2} p(x) & (10b)
\end{align*}
\]

where \( w_1(x) \) and \( w_2(x) \) are vertical deflections of the plate for the first layer and the second layer along the \( y \) direction, \( \nu_1 \) and \( \nu_2 \) are Poisson’s ratios, \( h_1 \) and \( h_2 \) are the plate thicknesses, and \( p(x) \) is the peeling stress at the interface.

Subtracting (10b) from (10a) leads to

\[
    w_1(x) = w_2(x) - \left[ \frac{(1 - \nu_1^2) h_1}{E_1} + \frac{(1 - \nu_2^2) h_2}{E_2} \right] p(x). \quad (11)
\]

If we define \( K_y \) as the transverse interfacial compliance

\[
    K_y = \frac{1}{(1 - \nu_1^2) h_1 + (1 - \nu_2^2) h_2} \quad (12)
\]

then (11) can be given as

\[
    w_1(x) = w_2(x) - \frac{p(x)}{K_y}. \quad (13)
\]

B. Longitudinal Interfacial Compliance Coefficient

For a long-and-narrow strip under shear loading at the surface (Fig. 3), neglecting the bending contribution, the displacement along the \( x \) axis at the edge \( y = 0 \) can be written as

\[
    u_0 = -\frac{1 - \nu^2}{E h b} \int_0^x Q(\xi) d\xi + K q(x) \quad (14)
\]

where \( E \) and \( \nu \) are the elastic constants for the strip material, \( K \) is the interfacial compliance, \( h \) is the thickness of the strip, \( b \) is the plate width, \( q(x) \) is the shear force per unit plate length, \( Q(x) \) is the force at the \( x \) cross section and

\[
    Q(x) = \int_{-x}^x Q(\xi) d\xi. \quad (15)
\]

Expanding \( q(x) \) to a harmonics \( \sin \alpha_k x \) series leads to

\[
    q(x) = b \tau_0(x) = b \sum_k \alpha_k \gamma_k \sin \alpha_k x. \quad (16)
\]

Substituting (16) into (15), and then into (14) yields

\[
    u_0(x) = \frac{1 - \nu^2}{E} \sum_{k \in \text{odd, even}} \frac{\gamma_k}{u_k} \sin \alpha_k x + K b \sum_k \alpha_k \gamma_k \sin \alpha_k x \quad (17)
\]

On the other hand, the displacement along the \( x \) axis at the edge \( y = 0 \) can also be obtained from the Ribiere solution for a long-and-narrow plate strip as follows:

\[
    u_0(x) = \frac{1}{4G} \sum_{k=1,3,5,...} \gamma_k \left[ 3 - \nu - (1 + \nu) u_k \cot \alpha_k h \right] \cot \alpha_k h + (1 + \nu) u_k \sin \alpha_k x. \quad (18)
\]

where

\[
    G = \frac{E}{2(1 + \nu)}, \quad u_k = \alpha_k h = \frac{k \pi h}{2 l}, \quad \gamma_k = \frac{2}{\alpha_k l} \int_0^l \tau_0(x) \sin \alpha_k x dx.
\]

Comparing (18) with (17), we find that

\[
    K = \frac{\sum_k \gamma_k N \sin \alpha_k x}{E b \sum_k \alpha_k \gamma_k \sin \alpha_k x} \quad (19)
\]
where \( N(u_k) = (1 + \nu / 2)[(3 - \nu - (1 + \nu)u_k \cotanh u_k + (1 + \nu)u_k - (2(1 - \nu)u_k)] \).

For sufficiently small \((h/l)\) ratios (say, \((h/l) < 0.2\), which is usually the case in microelectronic packaging), we have

\[
\cotanh u_k = \frac{\cosh u_k}{\sinh u_k} = \frac{e^{u_k} + e^{-u_k}}{e^{u_k} - e^{-u_k}} = \frac{1 + u_k + \frac{u_k^2}{2} + \frac{u_k^3}{6} + 1 - u_k + \frac{u_k^2}{2} - \frac{u_k^3}{6}}{1 + u_k + \frac{u_k^2}{2} + \frac{u_k^3}{6} - 1 + u_k - \frac{u_k^2}{2} + \frac{u_k^3}{6}} = \frac{2 + u_k^2}{2u_k + \frac{u_k^3}{3}}.
\]

Neglecting the third order term \(u_k^3\), then

\[
N(u_k) = \frac{(1 + \nu)(3 - \nu)h}{4} u_k = \frac{(1 + \nu)(3 - \nu)}{4} \alpha_k h.
\]

Substituting (20) into (19), we get the simple formula for the longitudinal interfacial compliance coefficient as

\[
K = \frac{(1 + \nu)(3 - \nu)h}{4b}.
\]

For an elongated bimaterial plate shown in Fig. 2, neglecting the bending contribution, the displacements at the interface \((y = 0)\) \(u_1(x)\) and \(u_2(x)\) can be evaluated as

\[
u_1(x) = -\frac{1 - \nu_1^2}{E_1h_1} \int_0^x Q(\xi) d\xi + \frac{(1 + \nu_1)(3 - \nu_1)h_1}{4} \tau(x),
\]

\[
u_2(x) = -\frac{1 - \nu_2^2}{E_2h_2} \int_0^x Q(\xi) d\xi - \frac{(1 + \nu_2)(3 - \nu_2)h_2}{4} \tau(x).
\]

where \(\tau(x)\) is the shear stress at the interface.

Subtracting (22b) from (22a) yields

\[
u_1(x) = \nu_2(x) - \left(\frac{1 - \nu_1^2}{E_1h_1} + \frac{1 - \nu_2^2}{E_2h_2}\right) \int_0^x Q(\xi) d\xi + \frac{(1 + \nu_1)(3 - \nu_1)h_1}{4} \tau(x) + \frac{(1 + \nu_2)(3 - \nu_2)h_2}{4} \tau(x).
\]

Say

\[
u_1(x) = \nu_2(x) - \left(\frac{1 - \nu_1^2}{E_1h_1} + \frac{1 - \nu_2^2}{E_2h_2}\right) \times \int_0^x Q(\xi) d\xi + \frac{\tau(x)}{K_x}.
\]

where \(K_x\) is the longitudinal interfacial compliance, which is given by

\[
K_x = \frac{1}{(1 + \nu_1)(3 - \nu_1)h_1 + (1 + \nu_2)(3 - \nu_2)h_2}.
\]

**IV. CASE STUDY—A THREE-LAYERED MICROELECTRONIC STRUCTURE**

In order to investigate the influence of interfacial compliances on thermomechanical stresses in microelectronics packaging, a three-layered structure with dimensions common to microelectronics packaging is considered. Fig. 4 shows the idealized geometry used in this study. The first layer is bismaleimide–triazine (BT) and the third layer is silicon. To illustrate the influence of interfacial compliances, we consider two different types of bonding materials, which make the middle layers in Fig. 4. One is eutectic Pb/Sn solder layer as a stiff bonding layer and the other is epoxy layer as a compliant bonding material. During the manufacturing process, the microelectronic packaging modules usually experience a high temperature gradient of approximately 400 °C. In this paper, the microelectronic structure is subjected to uniform temperature change of \(\Delta T = 400\) °C.

Considering the interfacial compliances, the compatibility of the displacement field is imposed at the interfaces as follows:

\[
u_2(x, h_2 / 2) = \nu_2(x, -h_2 / 2) + \frac{\sigma_{1z}}{K_{x1}},
\]

\[
u_2(x, h_2 / 2) = \nu_2(x, -h_2 / 2) + \frac{\sigma_{2z}}{K_{x2}},
\]

\[
u_1(x, h_1 / 2) = \nu_2(x, h_2 / 2) - \frac{\sigma_{1z}}{K_{y1}},
\]

\[
u_2(x, h_2 / 2) = \nu_2(x, h_2 / 2) - \frac{\sigma_{2z}}{K_{y2}}.
\]
After introduction of the boundary conditions, using a hyperbolic differential equation solution method, we can obtain the analytical solution which details are given by Wen and Basaran in [9].

To investigate the influence of interfacial compliance on the thermomechanical stresses, we assume four cases of compliant interface configurations as follows.

**Compliance A:** Considering the compliances in $x_2$ and $z$ directions at interface 1 and neglecting the corresponding compliances at interface 2.

**Compliance B:** Considering the compliances in $x_2$ and $z$ directions at interface 2 and neglecting the corresponding compliances at interface 1.

**Compliance C:** Considering the compliances in $x_2$ and $z$ directions at both interface 1 and interface 2.

**Compliance D:** Considering the compliances in $x_2$ direction at both interface 1 and interface 2 and neglecting the corresponding compliances in $z$ direction.

Each of these cases corresponds to certain potential next-generation microelectronic package designs.

V. RESULTS AND DISCUSSION

A. Eutectic Pb/Sn Solder Layer as a Bonding Material

Table I shows the orthotropic material properties and the dimensions for the structure, where solder is the bonding material.

Figs. 5 and 6 show the shear stress distribution along interfaces 1 and 2 for no compliance, and compliance cases A, B, C, and D. Compared to the shear stresses with no compliance, -24.2 MPa at interface 1 and -110.5 MPa at interface 2, and compliance cases A, B, C, and D yield increasing shear stress values, 153.5, 27.6, 550.3, and 289.8 MPa at interface 1 and -700.9, -554.4, -536.5, and -355.5 MPa at interface 2, respectively. Introducing interfacial compliance increases shear stress level both at interface 1 and interface 2. Figs. 7 and 8 show the peeling stress distribution along interface 1 and interface 2 for no compliance, and compliance cases A, B, C, and D, respectively. The maximum peeling stress values for no compliance, and compliance cases A, B, C, and D are 147.96, 10.4, 76.5, 48.2, and 242.9 MPa at interface 1 and -77.4, 228.9, 407.4, 251.5, and -242.9 MPa at interface 2, respectively. Comparing the peeling stress values at interface 1 and interface 2 for no compliance, and A, B, C, and D compliance scenarios indicates that introducing interfacial compliance lowers the peeling stress level at interface 1 but increase the peeling stress values at interface 2.

The axial normal stress distributions in the BT layer and silicon layer are shown in Figs. 9 and 10. Compared to the axial normal stresses with no compliance, -15.7 MPa in BT layer and 62.7 MPa in silicon layer, compliance cases C and D yield stress values much larger, -84.5 MPa, -41.9 MPa in the BT layer and 174.9 and 111.2 MPa in the silicon layer, respectively. However, compliance scenarios A and B only increase stress values a little.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>MATERIAL PROPERTIES FOR THE STRUCTURE WITH SOLDER LAYER</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E_1$ (Gpa)</td>
<td>$M_1$ (BT)</td>
</tr>
<tr>
<td>$E_2$ (Gpa)</td>
<td>17.5</td>
</tr>
<tr>
<td>$E_3$ (Gpa)</td>
<td>10.4</td>
</tr>
<tr>
<td>$G_{12}$ (Gpa)</td>
<td>4.7</td>
</tr>
<tr>
<td>$G_{13}$ (Gpa)</td>
<td>3.54</td>
</tr>
<tr>
<td>$G_{23}$ (Gpa)</td>
<td>9.04</td>
</tr>
<tr>
<td>$y_{12}$</td>
<td>1.58</td>
</tr>
<tr>
<td>$y_{23}$</td>
<td>0.32</td>
</tr>
<tr>
<td>$y_{33}$</td>
<td>0.32</td>
</tr>
<tr>
<td>$h_{(°C)}$</td>
<td>16</td>
</tr>
<tr>
<td>$h_{(°C)}$</td>
<td>16</td>
</tr>
<tr>
<td>$h_{(°C)}$</td>
<td>16</td>
</tr>
<tr>
<td>$h$ (mm)</td>
<td>1.32</td>
</tr>
<tr>
<td>$L$ (mm)</td>
<td>20.5</td>
</tr>
</tbody>
</table>
Fig. 6. Comparison of shear stress at interface 2 for no compliance, and A, B, C, and D compliance scenarios.

Fig. 7. Comparison of peeling stress at interface 1 for no compliance, and A, B, C, and D compliance scenarios.

B. Adhesive Epoxy Layer as a Bonding Material (Die Attach)

In this case, it is assumed that the second layer is epoxy with soft interfaces relative to BT and silicon. Due to space limitations, figures are shown, yet the results are discussed in detail. The shear stress distribution along interfaces 1 and 2 for no compliance, and compliance cases A, B, C, and D, respectively, were investigated. Compared to the shear stresses with no compliances, 13.8 MPa at interface 1 and 22.5 MPa at interface 2, compliances A and D yield higher shear stress values, 24.5 and 17.3 MPa at interface 1 and 77.2 and 40.9 MPa at interface 2, respectively. Compliance C yields a higher shear stress value 27.4 MPa at interface 1 and a lower shear stress value 22.1 MPa at interface 1 and 9.5 MPa at interface 2. The peeling stress distribution along interface 1 edge as much when there is no interfacial compliance on the silicon side of the solder layer.
Fig. 8. Comparison of peeling stress at interface 2 for no compliance, and A, B, C, and D compliance scenarios.

Fig. 9. Comparison of axial normal stress in the bottom side of BT layer for no compliance, and A, B, C, and D compliance scenarios.

Fig. 10. Comparison of axial normal stress in the top side of silicon layer for no compliance, and A, B, C, and D compliance scenarios.
and interface 2 for no compliance, and for cases A, B, C, and D were also investigated. The maximum peeling stress values for no compliance, and compliance cases A, B, C, and D are $-10.5$, 96.97 MPa, 19.4 MPa, 26.5 MPa, and $-13.8$ MPa at interface 1 and $-20.2$, 26.3, 13.5, $-37.8$, and $-41.3$ MPa at interface 2, respectively. Comparing the peeling stresses at interface 1 and interface 2 for no compliances, and cases A, B, C, and D indicates that introducing interfacial compliances can increase the peeling stress level at both interface 1 and interface 2, except for the case B, lowers the peeling stress at interface 2.

Compared to compliance cases A, C, and D, compliance case B significantly reduces the interfacial stress level, except for the peeling stress at interface 1. This is due to the larger stiffness difference between the silicon and the epoxy layer at interface 2 compared to the stiffness difference between the BT and the epoxy layer at interface 1. Shear stress at interface 1 is reduced by 56.6%, shear stress at interface 2 is reduced by 57.8%, peeling stress at interface 2 is reduced by 33.2%, axial normal stress in the BT layer is reduced by 90.6%, and axial normal stress in silicon layer is reduced by 96.8%.

VI. CONCLUSION

The analytical method proposed in this paper provides an accurate and quick method to obtain stresses in a multilayered orthotropic structure with interfacial compliances. Interfacial compliances have significant influence on thermomechanical stresses in multilayered microelectronics. Comparing the above two cases with a stiffer solder adhesive layer and a softer epoxy adhesive layer indicates that a softer adhesive layer can significantly lower the interfacial shear stress level and the axial normal stress in the bonded layers. A high shear stress and peeling stress level are usually responsible for the delamination failure in microelectronic devices. And the die crack often results from the high normal stress level in the silicon layer. Using a softer adhesive layer can effectively increase the yield during manufacturing semiconductor devices. The interfacial compliances must be taken into account in structural analysis of microelectronic packaging, where reducing the stresses in silicon layer is a big concern to increase production yield.

REFERENCES


Cemal Basaran received the M.S. degree in civil engineering from the Massachusetts Institute of Technology, Cambridge, and the Ph.D. degree in engineering mechanics from the University of Arizona, Tucson. He is a Professor and Director of the Electronic Packaging Laboratory at the State University of New York, Buffalo. He specializes in experimental and computational damage mechanics of micro- and nanoelectronics packaging under thermomechanical, high current density and high-temperature gradient loads. He is currently working on electromigration and thermomigration in nano and power electronics packaging projects funded by the U.S. Navy Office of Naval Research. He has authored and coauthored more than 120 publications in the field of electronics packaging reliability, moiré interferometry (which has 27.5-nm resolution), and thermodynamics-based damage mechanics. Prof. Basaran is the 1997 recipient of the Department of Defense Office of Naval Research Young Investigator Award.

Yujun Wen received the M.S. degree in civil engineering form Tongji University, Shanghai, China, and the Ph.D. degree in computational mechanics from the State University of New York, Buffalo. He is a Senior Supervisor at Shanghai Shentong Holdings Company, Ltd., Shanghai, China. He specializes in moiré interferometry inspection and analytical methods for thermomechanical analysis of microelectronic packaging.